

FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)




FIG. 3 (PRIOR ART)




FIG. 4 (PRIOR ART)




FIG. 5 (PRIOR ART)




FIG. 6 (PRIOR ART)





FIG. 7 (PRIOR ART)






FIG. 9 (PRIOR ART)





FIG. 10 (PRIOR ART)

							\sim 1
Tag	44	35	40	43	26	41	uction 2
Register	0	-	2	3	4	5	After Instruc
	,						1 A
Tag	42	35	40	43	26	41	uction
Register							nstr
Re	0	_	7	က	4	2	After
מ	ſ				γ		0
Tag	42	35	40	25	26	41	ction
Register							r Instru
ď	0	7	7	က	4	2	After
lag	0	رم ا	0	20	9		
	3	35	40	25	26	41	<u>re</u>
giste							Before
Re	0	<u>_</u>	7	က	4	2	

FIG. 11






FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20 (PRIOR ART)






FIG. 21 (PRIOR ART)



To Decode Stage

FIG. 22



To Decode Stage

FIG. 23





FIG. 24




Input	0	1	3	0	1	3	0	1	
Level 0	1	2	3	1	2	3	1	2	
	4	2 2 4	3	4	2 2 4		4	2	
	4	4	3		4	3	4	4	
	0	0	0	4 0	0	3 0	0	2 2 4 0	
	4	4	4	4	4	4	4	4	
Level 1	2		Ó		3		2		
	2 4 4		0				2 4 4 2		
	4		0		3 4		4		
	2		0		3		2		
	2		0		3 4		4		
Level 2	-		<u> </u>						
		4	4		2				
	4 4			4					
	0				2 2 4 2				
	4				4				
Level 3									
	4								
	2								
	4								

FIG. 26

$$(x \otimes y) = \begin{bmatrix} (x \otimes y)_{0} \\ (x \otimes y)_{1} \\ (x \otimes y)_{2} \\ (x \otimes y)_{3} \\ (x \otimes y)_{4} \end{bmatrix} = \begin{bmatrix} y_{x_{0}} \\ y_{x_{1}} \\ y_{x_{2}} \\ y_{x_{3}} \\ y_{x_{4}} \end{bmatrix} = \begin{bmatrix} y_{1} \\ y_{4} \\ y_{0} \\ y_{4} \end{bmatrix} = \begin{bmatrix} 2 \\ 4 \\ 4 \\ 2 \\ 4 \end{bmatrix}$$


$$x = \begin{bmatrix} x_{0} \\ x_{1} \\ x_{2} \\ x_{3} \\ x_{4} \end{bmatrix} = \begin{bmatrix} 1 \\ 4 \\ 4 \\ 0 \\ 4 \end{bmatrix} \qquad y = \begin{bmatrix} y_{0} \\ y_{1} \\ y_{2} \\ y_{3} \\ y_{4} \end{bmatrix} = \begin{bmatrix} 2 \\ 2 \\ 4 \\ 0 \\ 4 \end{bmatrix}$$

FIG. 27



ş^{t.}

FIG. 28



Logic for one row:




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33





FIG. 34







FIG. 36

	V	Addr	DataV	Data
	1	2	0	X
	1	10	1	1
	1	42	1	100
I	1	7	1	5



	$\underline{\mathbf{V}}$	Addr	<u>DataV</u>	Data
:	1	2	0	X
	1	10	1	1
	1	42	1	100
	0	X	X	X

V	<i>T</i>	Addr	DataV	Data
1		10	0	X
1		7	1	5
C		X	X	X
C)	X	X	X

FIG. 37





FIG. 38

-



0

FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43





FIG. 44






FIG. 46




FIG. 47





FIG. 48



-16. 49




FIG. 50




FIG. 51




FIG. 52




FIG. 53




FIG. 55




FIG. 56VLSI layout.





FIG. 57



:

FIG. 58




FIG. 59




FIG. 60




FIG. 61





FIG. 62



:

FIG. 63




FIG. 64




FIG. 65